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The demand for high-performance computing has been growing significantly
in the past decade. The bottleneck of Moore’s law and the increasing power
consumption in the traditional computing industry have stimulated the pop-
ularity of parallel computing. GPUs and FPGAs became popular and played
very important roles in heterogeneous systems for accelerating various com-
pute intensive tasks in different areas. Modern GPUs can execute more than
thousands of threads, providing strong parallelism. FPGAs, however, pro-
vide highly customized concurrency for parallel kernels. The current version
of source-to-source compiler FCUDA, which transforms CUDA kernel code
into synthesizable C code, exploits the parallelism in different applications
with the help of the manually inserted pragmas by the programmers. The
additional effort to tweak the code to enable efficient mapping of the tasks
across the heterogeneous architectures cannot be ignored. In this thesis, a
new code optimization flow is proposed. The flow will restructure and an-
alyze the CUDA kernel code, optimizing the performance by extracting the
parallelism in GPU devices. The generated C code will further be synthesized
and programmed on FPGAs. With help of the new flow, there is no need for
programmers to manually annotate and tweak the source code, making the
whole process a push-button one.
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Parallel processing has been widely applied in different areas for accelera-
tion. Due to the limited improvement on frequency scaling and transistor
shrinking technology as well as the power dissipation in traditional single-
core processors, GPUs and FPGAs started to show their potential in parallel
computing. A GPU has hundreds to thousands of processing cores which are
clustered within streaming multiprocessors that can handle intensive com-
pute loads with a high-degree of data-level parallelism [1]. An FPGA has
the advantage of efficient customized application-specific parallelism. The
reconfigurable fabric provides significant flexibility and less power consump-
tion. FPGA devices reportedly offer a significant advantage (4X-12X) in
power consumption over GPUs. Papakonstantinou et al. showed that the
computational density per watt in FPGAs is much higher than in GPUs [1].
However, the lack of bridges connecting GPU and FPGA limits the utiliza-
tion of their advantages. The release of Compute Unified Device Architecture
(CUDA) by NVIDIA enables a new general-purpose GPU for general comput-
ing in many areas (GPGPU). The similarity between CUDA and traditional
C programming makes CUDA popular for general-purpose computing. These
advantages make CUDA a good candidate parallel-computing API so that
programmers do not have to expose the fine and coarse grained parallelism
in different applications. Moreover, CUDA bridges the programmability gap
between homogeneous and heterogeneous platforms by providing a common
programming model for clusters with nodes that include GPUs and FPGAs,
which significantly simplifies application development and enables efficient
evaluation of alternative kernel mappings onto the heterogeneous accelera-
tion devices without time-consuming kernel code re-writing. The popularity
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of CUDA means that many existing applications can become available to
FPGA acceleration [1].
1.2 High-Level Synthesis and Current FCUDA
Methodology
Both of the most popular FPGA tools, Vivado by Xilinx Inc. and Quartus
by Altera which was acquired by Intel in 2015, require hardware descrip-
tion language (HDL), such as Verilog and VHDL, to program the FPGA.
The RTL level programming is not as straightforward as traditional software
programming like C and C++. A significant additional effort is required
for the FPGA engineer to work on a simple benchmark compared with the
work done by software engineers. The growing capabilities of silicon tech-
nology and the increasing complexity of applications in recent decades have
forced design methodologies and tools to move to higher abstraction levels
[2]. A general synthesis tool which translates high-level programming lan-
guages into HDL-level RTL will greatly reduce the amount of work that ASIC
engineers or FPGA engineers have to deal with. High-level synthesis (HLS)
is such a tool that translates applications written in high-level languages to
hardware designs on FPGAs [3]. With the application of HLS, engineers
are able to simply describe and program the task in a high-level language
such as C, and HLS will therefore synthesize it into RTL for further pro-
gramming on FPGA. Some new HLS flows, in addition to reducing the time
for creating the hardware, also help reduce the time to verify it as well as
facilitate other flows such as power analysis [4]. This will greatly improve
the efficiency of the code and bring more simulation as well as optimization
options to the designer. The HLS tool we use here is Vivado HLS by Xil-
inx Inc. Vivado HLS maps the annotated parallelism into parallel cores (a
“core” in this context is an application-specific processing engine) and gener-
ates a corresponding RTL description which is subsequently synthesized and
downloaded onto the Xilinx FPGA [1]. FCUDA is a high-level-synthesis de-
sign flow which transforms the SPMD (single-program-multiple-data) CUDA
code into C code for Vivado HLS with annotated coarse-grained parallelism
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[1]. Previous work [5] has shown that current FCUDA flow is guided by
preprocessor directives, which are called FCUDA pragmas. The FPGA en-
gineers have to manually insert specific pragmas into the CUDA kernel code
so that the FCUDA flow will transform the kernel CUDA code based on the
specifications in the inserted pragmas. Current FCUDA pragmas can specify
and support the various descriptions including the FPGA implementation
dimensions, the number of the tasks, the type of the tasks, granularity of
the tasks, the type of task synchronization and scheduling, and the data
storage within on- and off-chip memories [1]. The Vivado HLS tool will
then synthesize the FCUDA-generated C code into RTL. This flow mecha-
nism means that the final performance, power, and resource consumption on
FPGA will be highly dependent on how the coarse-grained and fine-grained
parallelism is extracted by the FCUDA transformation, which is mainly de-
termined by the inserted pragmas. Therefore, the quality and efficiency of
the tasks depend mostly on how the FPGA engineers insert pragmas. It is
the FPGA engineer’s responsibility to fully analyze the structure and data
flow of the benchmarks and insert appropriate pragmas to assist the FCUDA
compiler to transform the CUDA kernel code into synthesizable C code. In
other words, the potential parallelism in the task is not guaranteed to be
fully extracted if the FPGA engineer is not familiar with the FPGA devices,
HLS tools, and the benchmarks. In this thesis, we introduce and improve a
throughput-oriented performance porting (TOPP) framework, which lever-
ages code restructuring techniques to enable automatic performance porting




2.1 Source-to-Source Compiler Infrastructure: Cetus
The current FCUDA2 requires a robust source-to-source compiler infrastruc-
ture to help transforming the kernel code. We utilize a source-to-source
compiler infrastructure called Cetus [7]. Cetus is a source-to-source C com-
piler written in Java and maintained at Purdue University. Cetus is a good
candidate because it supports automatic parallelization. We utilized a few
functions and applications from Cetus to support our new FCUDA3 flow.
Figure 2.1: CUDA-to-FPGA flow of FCUDA2
2.2 FCUDA2 and Its Generated C Code
The current FCUDA version is named FCUDA2. Figure 2.1 shows the gen-
eral flow procedure of the CUDA-to-FPGA. The original benchmarks are
written in CUDA, which should be able to run successfully in GPU with ap-
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Figure 2.2: Matrix multiplication kernel CUDA code with pragmas
manually inserted
propriate degree of parallelism based on GPU parameters and specifications.
The first and the most important thing for the FPGA engineer to do is to
fully analyze the CUDA kernel code and insert pragmas to assist the FCUDA
compiler to transform the CUDA code into synthesizable C code.
Figure 2.2 is an example kernel code of one of the supporting benchmarks,
matrix multiplication. Line 26 and line 27 are essential pragmas that specify
the grid dimension and thread block dimension. These pragmas need to be
inserted before the function implementation so that the FCUDA compiler
knows how the FPGA engineer wants to map the grid and block in GPU
to FPGA reconfigurable structures. Line 33 and line 35 are examples of
compute pragmas. Compute pragmas indicate that the code quoted by the
begin and end pragmas should be split out of the main task. The potential
parallelism within these codes should be extracted. The compute pragmas
also specify the designated core, begin or end of the compute, name of this
compute, unrolling factor, memory partitioning factor, and array split de-
tails. Line 39 and line 42 are transfer pragmas. Transfer pragmas indicate
that to fully utilize the advantages of locality and the shared memory, the
code quoted by transfer pragmas will be split out of the main task and the
corresponding generated sub-function will copy the global data to the local
shared memory for further manipulation. Transfer pragmas also specify the
core, type of transfer for instance burst in this benchmark, begin or end of
transfer, name of the transfer, unrolling factor, memory partitioning factor,
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Figure 2.3: Matrix multiplication synthesizable C code generated by
FCUDA2 flow
and array split details. Once the FPGA engineer has finished inserting these
pragmas, the FCUDA will be able to create compute (CMP) and transfer
(TRN) tasks and transform the kernel code into synthesizable C code.
Figure 2.3 shows the generated synthesizable C code of matrix multipli-
cation benchmark by FCUDA2 flow. The main function of this benchmark
is implemented starting from line 8. All the computation or transfer parts
in kernel code have become sub-function calls with function name begin-
ning with matrixMul . For instance in line 28, the function call matrix-
Mul vec init core0 is initializing the local variable Csub in kernel CUDA
code as shown in Figure 2.1 line 34. It is obvious that initialization of all the
local variables Csub for each thread in CUDA are independent of each other
and therefore can be fully parallelized. To a function in generated synthesiz-
able C code, this part is therefore split out of the main function and replaced
with matrixMul vec init core0 to fully utilize its parallelism. This is the same
algorithm for line 46 in Figure 2.3 where function matrixMul fetch core0 is
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called. This function corresponds to lines 39 to 42 in Figure 2.1. In this
part, the CUDA code wants to copy the global data, matrix A and matrix
B, to local variables stored in shared memory, which is a very efficient way
to fully utilize the shared memory mechanism in GPU programming because
the access latency to shared memory is much less than the access latency
to the global memory. It is also easy to see that copying the global data
to local shared memory is independent and therefore can be split out of the
main function. The current FCUDA2 flow algorithm however, as mentioned
above, depends on how the FPGA engineer inserts the pragmas. In the ideal
case, the FPGA engineer should be very familiar with the kernel CUDA code
of the benchmark so that the FCUDA compiler will know how to extract and
fully utilize the parallelism in the benchmark. This is an unavoidable effort
and burden to the FPGA engineer. Every time with different benchmarks
or tasks, the FPGA engineer cannot compile the CUDA kernel code into
synthesizable code before inserting the pragmas, which is a necessary task
before utilizing FCUDA2. When the benchmark is complicated, for instance,
several loops inside a loop and different types of function calls in the kernel
code will make inserting pragmas a very time-consuming and difficult pro-
cess for the FPGA engineer if best performance and full parallelism have to
be achieved. FPGA engineers have to fully understand the structure of the
benchmark kernel code as well as the type of each piece of the kernel code.
This feature significantly increases the difficulty of using FCUDA2.
2.3 Raw FCUDA3 Flow Idea and Algorithm
As mentioned above, to reduce the redundant manual pragma insertion and
make CUDA-to-FPGA a push-button process, the new FCUDA3 flow will
be introduced here. In FCUDA3 the compiler will analyze the CUDA kernel
code and extract the parallelism and therefore automatically insert appro-
priate pragmas for FPGA engineers. The current FCUDA2 version compiler
mainly consists of a series of functions that step-by-step transform the origi-
nal kernel CUDA code into final synthesizable C code. Many of the functions
are used only for FCUDA2 flow while some of them, which are mostly very
general for source-to-source compilers, are still used in FCUDA3 flow. These
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functions can be summarized as: Annotation Parser, Single Declarator, Sep-
arate Initializers, Ansi-Declarations, Stream Insertion, Clean Kernel Dec-
larations, Serialize Threads, Unroll Thread Loops, Partition Arrays, Wrap
BlockIdx Loop, Duplicate for FCUDA, and Clean Sync Functions.
2.3.1 Annotation Parser
Annotation Parser is a function from Cetus. It is used to parse external
annotations that might be present in the C source code input to Cetus and
convert them to internal Cetus annotations. This function is invoked at
the beginning of the FCUDA source-to-source compilation. It scans through
the original CUDA code, extracts all the pragmas, and analyzes the type
of each pragma. For instance in FCUDA 2, some pragmas define the grid
dimensions, some define the transfer operation, and some define the compu-
tation operation. In FCUDA 3, no need to add compute or transfer pragmas.
2.3.2 Single Declarator
Single Declarator is a function from Cetus. It transforms a program such
that every declaration contains at most one declarator. The declarations are
kept in order. For instance, Figure 2.4 shows that before this pass, in the
matrix multiplication benchmark, the declaration of the variables a, b, k will
be separated and we only allow one declarator at each time. This is used for
simpler defs and uses analysis for later functions.
2.3.3 Separate Initializer
Separate Initializer is from the FCUDA2 compiler library. It transforms a
program such that every variable declaration within a program has no ini-
tializer. The declared initializers are separated into independent statements.
This function requires that the single declaration pass has been run first. For
instance as Figure 2.5 shows, the variables a, b, and k are declared and ini-
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Figure 2.4: Single declarator example
tialized separately. This is also an important prerequisite for further analysis
about the defs and uses of the variables.
Figure 2.5: Separate initializer example
2.3.4 Ansi-Declarations
Ansi-Declarations is from the FCUDA2 compiler library. It transforms a
program such that no variable declaration within a program has an initial-
izer. The declared initializers are separated into independent statements.
This function equires that the single declaration pass has been run first. For
instance as Figure 2.6 shows, the variables a, b, and k are declared and ini-
tialized separately. This is also an important prerequisite for further analysis
about the defs and uses of the variables.
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Figure 2.6: Ansi-declarations example
2.3.5 Stream Insertion
Stream Insertion is from the FCUDA compiler library. It converts a program
with a stream pragma into a new kernel instantiating the constant memory
buffer as a shared memory buffer, with a loop structure introduced in a kernel
caller function to process the entire off-chip array from which data is being
streamed. It also converts the stream pragma into a burst pragma for later
phases to process correctly.
2.3.6 Clean Kernel Declarations
Clean Kernel Declarations is from the FCUDA compiler library. It is desired
to be called after the task function splitting. The algorithm of FCUDA2 was
simply splitting the tasks which are indicated by the manually added prag-
mas. There are some declarations in the kernel main function whose uses
and defs have been split to other sub-functions, which means that it makes
no sense for these declarations to stay in the main kernel function. Clean
kernel declarations will clean the redundant unnecessary variable declara-
tions in the main kernel code after the task splitting. For now this function
will mainly eliminate two types of declarations: the declaration of variables
that are defined and used in a single task function and the declarations of
variables whose definition is threadIdx-based.
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2.3.7 Serialize Threads
Serialize Threads is from the FCUDA compiler library. It adds thread-loops
around thread-dependent parts of kernel procedure or task procedures in case
of FCUDA’s compute/transfer task decomposition. For instance, if the di-
mension is three, the three for-loops traverse through the three dimensions
z, y, and x of threadIdx. For instance, in Figure 2.7, the matrix multipli-
cation example, the original kernel code contains several thread-dependent
parts and therefore should be serialized in the generated synthesizable C
code. With dimension of three in this example, the function inserted three
for loops out of this part and each for loop iterates with respect to threa-
dIdx.x, threadIdx.y, and threadIdx.z.
Figure 2.7: Clean kernel declarations example
2.3.8 Unroll Thread Loops
Unroll Thread Loops is from the FCUDA compiler library. It will unroll the
thread loops if it is specifically required. The FPGA engineer can simply
indicate that this part of the kernel should be unrolled and then during the
transformation this function will unroll the loop. The unrolling is mainly used
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for better utilization of the available resources in order to further improve
the final performance when the generated synthesizable C code is synthesized
into RTL and programmed on the FPGA.
2.3.9 Partition Arrays
Partition Arrays is from the FCUDA compiler library. It simply does the
memory partitioning, partitioning arrays into multiple smaller arrays or into
individual registers to improve access to data and remove the block RAM
bottleneck. The FPGA engineers will usually analyze the available resource
of the given FPGA and check the current resource usage to tweak the prag-
mas inserted in the kernel code and determine how to partition the array at
the kernel code level to achieve the best performance and resource utilization.
2.3.10 Wrap BlockIdx Loops
Wrap BlockIdx Loops is from the FCUDA compiler library. It passes the
program to create the blockIdx loop over CUDA statements. For instance,
if the block dimension is two, then this class adds two for loops that traverse
through all the blocks in grids. As shown in Figure 2.8, two for loops are
inserted and these for loops will iterate through the blockIdx parameters.
Figure 2.8: Wrap BlockIdx loops example
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2.3.11 Duplicate for FCUDA
Duplicate for FCUDA is from the FCUDA compiler library. It duplicates all
variables and statements for each threadBlock. When the number of blocks
enabled is more than one, this function will duplicate all the variables and
statements, by renaming them with additional block number. For instance,
Figure 2.9 shows that after this function, the variables are renamed with
additional block+x, where x is the specific block number. In this example
with only one block enabled, only block number zero is specified here.
Figure 2.9: Duplicate for FCUDA example
2.3.12 Clean Sync Function
Clean Sync Function is from the FCUDA compiler library. This is the last
function flow of FCUDA2. It deletes all the sync functions in CUDA and its
corresponding generated pragmas, which are not needed in generated syn-
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thesizable C code.
2.4 New FCUDA3 Algorithm
In the FCUDA2 flow, the functions between Stream Insertion and Clean
Kernel Declarations will split the task based on the manually inserted prag-
mas. To automate our new FCUDA3 flow, we are going to implement a
throughput-oriented performance porting (TOPP) framework that leverages
the hierarchical region graph (HRG) representation to efficiently analyze and
restructure the kernel code [5]. The details of the FCUDA3 flow will be in-
troduced and explained in Chapter 3.
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CHAPTER 3
FCUDA3 NEW FLOW IMPLEMENTATION
The new FCUDA3 flow inserted additional five passes between the Stream In-
sertion and Clean Kernel Declarations: Create Task Regions, Uniform Con-
trol Flow Structure, Annotate tasks, Privatize Scalars, and Split FCUDA
tasks. The functions between these two in the old FCUDA2 compiler will
be replaced with the new functions mentioned above. The algorithm and
examples of each function will be explained in this chapter.
3.1 Create Task Regions
To automatically insert pragmas for the FPGA engineer, first of all the com-
piler has to detect and find out possible parallelizable candidates that contain
global data access and should be parallelized. This function decomposes the
kernel procedure into compute (CMP) and transfer (TRN) sub-tasks, which
is the first step of extracting parallelism of the benchmarks. Figure 3.1 shows
what Create Task Regions consist of, and Figure 3.2 shows the current kernel
code before this flow. First, it will clean the global memory aliases that are
used in data transfers as line 4 in Figure 3.1 shows. To know where to insert
pragmas, the compiler will first collect array or pointer symbols that refer
to global memory as line 5 shows. In this function, all the declarations from
the procedure are simply iterated and all the global pointers or arrays will
be added to the global memory symbol set. Then in line 6, the function will
convert the address of the global memory pointer arithmetic to regular and
convert global memory accesses that are not in array-access format to array-
access structure. Once the global memory variables have been identified and
all the global memory references are collected, in line 7, it will handle the
mixed statements which contain both CMP and TRN parts. This function
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simplifies the structure of the data types so that later flow functions will only
need to handle either CMP, TRN or SNC type statements. The statements
which, for instance, have two global memory accesses on the right-hand side
and two global variables to be added, are considered mixed statements be-
cause the compiler will first transfer the global data needed to local, which
is TRN type, and then do the computation, which is arithmetic addition
here and belongs to CMP type. Another case is when the right-hand side
reads data from global access pointer and the left-hand side is also a global
access pointer. In this case, this function will declare another local variable
to temporarily store the result of the right-hand side, which will become a
new CMP only task, and then copy the local variable that contains the result
of the right-hand side to the global memory. Therefore the original mixed
statement becomes a CMP task followed by a TRN task. Once all the state-
ments have been transformed into either CMP or TRN type, the function
will start to do a def and use analysis as line 8 shows. The dataflow analysis
is used to build Def-Use chains which facilitate thread-ID-variant (TVAR)
variable and statement identification during the step of finding and tagging
the TVAR statements [5], which is shown in lines 9 to 11.
Figure 3.1: Create Task Regions pass
Figure 3.3 shows that there are five task regions detected after Create Task
Regions. In line 19 to 21, the initialization of the local variable tx, which will
represent the threadIdx.x in generated C code, is marked as a CMP type task
with index number 0. In lines 39 to 42, the kernel code wants to copy the
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Figure 3.2: Kernel code before the Create Task Regions flow for Matrix
Multiplication benchmark
global memory data, the matrix A and B, to the local shared memory for later
computation. These operations are considered transfer of data and should be
marked as TRN tasks. The Create Task Regions therefore inserts pragmas
in front of these codes indicating that these are transfer tasks with global
pointer A, the corresponding thread-dependent-variables tx and ty, and the
task name TRN 1. Lines 44 and 45 show that a syncthreads function is found,
which means that the generated synthesizable C code should guarantee that
all the previous thread-dependent tasks should be completed before executing
code after this syncthreads function to maintain the code integrity. This task
is named SNC 2. Lines 51 and 52 show that another compute task is found.
This is the main part of matrix multiplication: calculating each element in
matrix C by accumulating the products of elements in matrix A and matrix
B. As mentioned earlier, here As and Bs are local copies of the global matrices
A and B because in matrix multiplication only matrix C will be written and
updated while matrices A and B will only be read. The pragma in line 51
shows that this CMP task has thread-dependent-variables Bs, As, tx, ty, and
Csub and it is named CMP 3 indicating this task should be executed logically
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after CMP 0, TRN 1, and SNC 2. Lines 56 and 57 show another syncthreads
function named SNC 4, which is very similar to the SNC 2 marked before.
Lines 61 and 62 show the last task in this benchmark. Each element in
matrix C has been calculated in task CMP 3 and stored in local variable
Csub. The previous SNC 4 task will guarantee that all the CMP 3 will have
been completed at this level. The last step of matrix multiplication is to copy
each element, Csub, to the global matrix C. In other words, all the necessary
data computation has been done, and the final data need to be updated back
to global memory. In general, five task regions are detected and each task is
marked with pragma for the next flow function.
Figure 3.3: Kernel code before the Create Task Regions flow for Matrix
Multiplication benchmark
Figure 3.4 shows another benchmark example, Gaussian, which has some
mixed statements that got split in Create Task Regions flow. Line 4 shows
that the original kernel code contains both CMP and TRN parts. The right-
hand side has two accesses to global data a cuda array as well as a division
computation between these two elements. The quotient will be assigned to
another global array m cuda. To handle such mixed statements, the com-
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piler will first declare some intermediate local variables to temporarily store
the copies from the global array, which are a cuda loc, a cuda loc0, and
m cuda loc in this example, as lines 43 to 45 show. Then it will copy each
global array element to these local variables, as lines 47 and 49 show. These
two tasks are considered TRN since they copy data from global array to local
variables. Once the data has been copied to local variables, the result of the
computation will also be stored in another local variable, as line 51 shows.
This task is apparently CMP. Finally, it will copy the computation result
back to the target global array, as line 53 shows. This task is also considered
TRN.
Figure 3.4: Part of kernel code after the Create Task Regions flow for
Gaussian benchmark
3.2 Uniform Control Flow Structures
At the end of the previous flow Create Task Regions, all the tasks have been
detected and marked as CMP, TRN, or SNC types. However, it is possible
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Figure 3.5: Uniform Control Flow Structures pass
that some task regions contain both CMP and TRN behavior. The next step
is to find out the dependencies among all tasks and set up a structure that
represents the relationships among task regions. The dependencies within
each task region will determine how much parallelism we can extract. For
instance, some adjacent tasks are completely independent of each other and
can be merged together while some tasks are independent of each other but
are not in the same for loop level, so they should not be in the same task
region. Therefore, in this pass, the compiler will scan through all the de-
tected task regions and create a structure that represents the hierarchy of
the task regions. We named it HRG. The HRG is generated from high-level
SIMT code and summarizes the computation, communication and synchro-
nization characteristics of the application along with data and control flow
dependence. We use hierarchical task graphs (HTG) here as a basis to ana-
lyze the data dependencies and control flow of the kernel code as part of the
the HRG analysis. Some previous work about hierarchical task graphs has
been proposed for code representation as a means of extracting parallelism
in compilers [8] and HLS flows [9]. These works show that HTG is generated
from a sequential low-level 3-address representation of the application and in-
corporates control and data dependence information along with control-flow
hierarchy [5]. Figure 3.5 shows the transform procedure of Uniform Control
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Flow Structure pass. The mProcedure will get a copy of the current kernel
code after the previous pass, Create Tasks Regions, and continue to pass
the code into Uniform Control Flow Structure pass. As mentioned above,
the HTG will be used to get the data dependency analysis for the defs and
uses of the kernel code as lines 3 and 4 show. Each statement in kernel code
will be recursively analyzed by checking whether there are any corresponding
thread dependent statements before or after. Figure 3.6 shows a generated
HTG example of matrix multiplication. Lines 19 to 22 on the left have been
identified as a compute task named CMP 0. In HTG, it is at level one, which
is the first level of the kernel code directly under function MatrixMul. Lines
34 to 58 are quoted in a for loop, which is also directly under the kernel func-
tion MatrixMul, and therefore this part is considered a parent node which
may contain other children nodes of task regions. The right-hand side of
the HTG graph in Figure 3.6 shows that CMP 0, FOR HTG TRN 1, and
TRN 5, which represent lines 61 and 62 on the left-hand side of Figure 3.6,
are all in level 1. Inside the for loop starting from line 34, there are two task
regions, which are lines 39 to 42 and lines 44 to 45. They are at level 2 since
they are inside the for loop, which is named FOR HTG TRN 1. There is
another for loop inside the previous for loop in lines 49 to 53, which will be-
come another parent node inside the parent node, FOR HTG TRN 1. This
parent node is called FOR HTG CMP 3. Inside this parent node, there is
only one task region which is lines 51 and 52 and in level 3. Finally in lines
56 and 57, a SNC function is detected in level 2. This HTG analysis will
modify the automatically inserted pragmas by marking each region’s HTG
index, which will be used in a later pass to determine whether adjacent task
regions have dependent control flow structure and can be merged into one
task region.
Figure 3.7 shows an example of how the tasks are split in benchmark
Gaussian. As mentioned in previous section, the mixed statement in Figure
3.4 line 10 has been split into several tasks where each task has its own
task type and number, as the top part Figure 3.7 shows. In this pass, the
dependencies among tasks are analyzed. The two TRN tasks in lines 16 and
18 are reading data from global array a cuda and they are independent of
each other; therefore, after the split IF statement function, they are still
under the same IF statement as lines 13 to 19 show. In other words, these
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Figure 3.6: Mapping of kernel code of Matrix Multiplication benchmark
with inserted task pragmas to HTG
two TRN tasks can be merged into in one node. Line 20 on the top of Figure
3.6 is a CMP task. This task cannot start until the previous two TRN tasks
are done; therefore, due to the dependency between these two tasks, the split
IF statement will split this task. As lines 21 to 25 at the bottom of Figure 3.6
show, an additional if statement with exactly the same condition is added.
This task is named CMP 2 and will be further split into another function
call in later passes. Similarly, the TRN task in line 22 also depends on the
CMP 2 task and therefore has its own if statement as lines 27 to 31 show in
the bottom of Figure 3.6.
3.3 Annotate Tasks
The previous passes of Create Task Regions and Uniform Control Flow Struc-
tures have detected the task regions and partially split tasks within the same
function. Before the real decomposition of the CMP and TRN task regions
into multiple function calls, it is important to insert temporary helping prag-
mas to indicate more information of detected tasks. For instance, in the
example in Figure 3.7 line 18, these two tasks are both TRN type and in-
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Figure 3.7: Part of kernel code after the Uniform Control Flow Structures
pass for Gaussian benchmark
dependent of each other and can be merged into one function call. In this
pass, Annotate Tasks will wrap these parts up by inserting helping pragmas.
Figure 3.8 shows the transform procedure of this pass. Line 3 calls the HTG
again because the previously generated HTG is only for the original control
flow structure. The split IF statement function or split LOOP statement
function may have split the task regions and therefore the original HTG is
no longer valid. Figure 3.9 shows how the HTG gets updated after the pre-
vious pass. The red circle represents the CMP 0 task. This task remains
the same. Tasks TRN 1, CMP 2, and TRN 3 were the children nodes of the
parent node, the task region IF HTG TRN 1 before the previous pass. As
mentioned earlier, TRN 1, CMP 2, and TRN 3 have been split with each
task wrapped with its own IF statement for future task split. After the split
IF statement function in the previous pass, the new HTG has four nodes in
level 1 as the right-hand side of Figure 3.9 shows. The blue circle, orange
circle, and green circle represent the change of the HTG node of task TRN 1,
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Figure 3.8: Annotate Tasks pass
CMP 2, and TRN 3, respectively. Lines 4 to 10 in Figure 3.8 are similar to
previous passes which are transformation level attributes. As the new HTG
has been generated and updated, line 12 will find the new task regions. Line
13 will find the thread-loop regions in order to enforce the synchronization.
Line 14 will add FCUDA annotations on each task and thread-loops on top
of the task regions identified above.
Figure 3.10 shows an example of how Annotate Tasks pass inserts help-
ing pragmas. After the previous pass, Uniform Control Flow Structures, the
task regions have been updated as Figure 3.7 shows. After the Annotate
Tasks pass, each task region has been wrapped with tloop pragmas if the
task region contains a thread-loop. An additional task region type helping
pragmas will also wrap the corresponding task region to enforce the boundary
of each task region, which will be very important for a later pass that splits
the task regions into multiple function calls. The task regions covered by
red, blue, orange, and green rectangles in Figure 3.10 correspond to the task
region nodes represented in HTG with red, blue, orange, and green circles,
respectively. For instance, the task region bounded by the blue rectangle in
Figure 3.10 is the task region CMP 2 after Annotate Tasks pass. After this
pass, two pragmas of thread-loop wrap the IF statement. The names of this
thread-loop and begin or end flags are also mentioned in these pragmas as
lines 14 and line 24 show. The task region type pragmas wrap the whole
thread-loop pragmas in lines 13 and 25. These two pragmas set the bound-
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Figure 3.9: HTG updated after split IF statement function in Uniform
Control Flow Structures pass of the benchmark Gaussian
aries of this task region as well as indicate other relevant information such
as the size, which is the block dimension. Once all these helping pragmas
have been inserted, later passes will be able to split these task regions into
function calls.
3.4 Privatize Scalars
After the previous pass, Annotate Tasks, the new task regions have been
detected and wrapped with helping pragmas. However, there is one impor-
tant difference between the CUDA kernel code and the traditional C code.
In CUDA code, variables that are related to thread-loop correspond to their
own thread. For instance, in Figure 3.6, lines 20 and 22, the variables tx
and ty are assigned with threadIdx.x and threadIdx.y, which means that
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Figure 3.10: Part of kernel code after the Annotate Tasks pass for Gaussian
benchmark
in CUDA, tx and ty represent their specific values for each specific thread,
ranging from 0 to the thread dimension minus 1. However, the generated
code after FCUDA3 compiler should be synthesizable C code, which has a
completely different mechanism as one single variable will only represent one
local variable. Therefore, the compiler has to privatize these thread-loop de-
pendent variables in CUDA. In other words, the compiler has to declare a
multiple dimensional array of such variables in C code where each element
in this array represents one specific value of a specific thread in CUDA. For
instance, with dimension of two, tx[3][4] in C code should map to the tx of
the threadIdx.x = 4 and threadIdx.y = 3. These variables will be detected
and privatized in this pass. Figure 3.11 shows the same example as Figure
3.10. At line 10 of Figure 3.10, the variable index, which contains threadIdx,
is privatized into a local array which is renamed as index block.
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Figure 3.11: Part of the kernel after Privatize Scalars task
3.5 Split FCUDA Tasks
After the Privatize Scalars pass, the basic structure of the C code has been
determined. The kernel code has been analyzed and classified into Transfer,
Compute, and Sync types as mentioned above, as well as necessary Begin and
End pragmas indicating the position of each part and some other parameters
such as function names. This pass will mainly split the kernel code body
based on the Begin and End pragmas. In this pass, one important feature
we implemented is the conversion of regular data copy format to memcpy
format. The regular data copy format is simply assigning a value to a variable
like C/C++ code. However, this way of copying data is inefficient. When it
is synthesized into RTL, each data is copied via a repetitive address decode.
This regular way of copying data will significantly decrease the efficiency.
Sometimes, when the data to be copied are continuous, the data could be
copied in burst mode. In burst mode, the base address and the size of the
transfer are indicated by the interface: the data samples are then quickly
transferred in consecutive cycles [10]. The HLS tool we used here, Vivado
High-Level Synthesis tool, supports burst mode data copy if the data to be
copied are invoked via a C/C++ function called memcpy [10]. This tool will
automatically invoke burst mode for continuous data transfer invoked by
memcpy function during the synthesis. Therefore, to fully utilize the burst
mode data copy, conversion of regular data transfer kernel code to memcpy
format will significantly improve the performance of FCUDA3. Figure 3.12
shows the details of this pass.
At line 8, the function decomposeKernel will first traverse the current ker-
nel code and search for Transfer pragmas which surround data copy kernel
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Figure 3.12: Split FCUDA Task pass transform procedure
Figure 3.13: The conversion of regular data copy to memcpy format
code and are inserted by the previous pass. All data copy parts will be parsed
based on the source address argument, source address offset argument, des-
tination address argument, destination address offset argument, and the size
of the data to be copied. This function will convert regular data copy code,
which is usually in index of threadIdx.x, to memcpy format. Figure 3.13 is
one example in Dwt benchmark.
The source data array, id, with source offset idata, is to be copied to local
array called shared. With this feature, the Vivado HLS tool will detect this
memcpy function and figure out that this piece of data can be copied in burst
mode. After this conversion, Split FCUDA Task will start to split different
tasks from the main kernel function. It will first create corresponding func-
tion calls in the main kernel function, move the code of each task outside
the main kernel function, relocate any relevant statements, and finally shift
declarations to the right procedures. Figure 3.14 shows the example of Dwt
benchmark after this pass.
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The improved FCUDA3 with automatic pragma insertion is capable of run-
ning benchmarks from old FCUDA2, and their performances are very close to
each other. For some benchmarks, such as matrix multiplication, where data
copy is not the bottleneck of the performance in FCUDA3, the improvement
is about 6.7% over the original FCUDA3 with no burst mode data copy fea-
ture, which is only 8.2% slower than FCUDA2 with perfect pragmas inserted
manually by FPGA engineers. For some other benchmarks, the input and
output data to be copied so massive that the data copy efficiency becomes the
critical performance bottleneck. For example, Dwt has performance improve-
ment of 3.01X over the FCUDA3 with no burst mode data copy features and
it is only 0.6% slower than FCUDA2 with perfect pragmas inserted manually.
In general, all the benchmarks benefit from FCUDA3 flow with performance
enhancement though the improvements may vary by benchmarks. Table 4.1
and Figure 4.1 show the performance comparison between the different ver-
sion of FCUDA over several benchmarks.
Table 4.1: Performance comparison of different FCUDAs (#clock cycles)
Benchmarks FCUDA3 new FCUDA3 old FCUDA2
Matrix Multiplication 6,077,771 6,483,811 5,577,571
Dwt 6,069,507 18,243,075 6,059,523
Hotspot 37,671,562 45,363,660 36,417,811
Fwt1 314,814,468 394,701,552 243,372,036
Fwt2 56,819,716 63,262,933 44,359,684
Srad2 902,737 1,536,017 766,955
30




In this thesis, we presented the FCUDA3 new flow algorithm in terms of its
passes. This automation significantly reduced the amount of work that users
have to do. With the fast increase of the data size in different applications,
the ability to efficiently handle and process massive data becomes critical. We
believe that many applications will greatly benefit from this new FCUDA3
flow due to its automatic pragma insertion. The old FCUDA3 without addi-
tional features has unattractive performance compared with FCUDA2 with
perfect pragmas manually inserted. Although the push-button automation
flow of old FCUDA3 significantly reduces the effort FPGA engineers have
to expend, the performance without additional features is not desired as
performance is critical in FPGA applications. Our FCUDA3 new flow imple-
mentation, as well as additional features, makes FCUDA more approachable
for more applications while the performance is guaranteed. There may still
be some possible improvements for FCUDA3, for instance, a better algo-
rithm of task analysis when inserting assistive pragmas and multiple parsing
choices based on different FPGA device parameters and different versions of
HLS tools since different Vivado HLS versions have slightly different opti-
mization algorithms, which may give different results. A deep understanding
of HLS tool optimization algorithm is necessary for FCUDA improvement
in future. Another possible future research direction is to focus on Trans-
fer and Compute task region loop hierarchy analysis to further reduce the
latency. For some benchmarks, current FCUDA3 still performs worse than
FCUDA2 with perfect pragmas inserted manually, though most of the dif-
ference is negligible. More investigation and research should be devoted and
more common benchmarks and applications should also be generated and
tested. We believe that FCUDA3 and HLS will play a very important role
in many applications in the future.
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